


2		1	
REVISIONS			
ZONE	REV	DESCRIPTION	DATE
	X	ORIGINAL RELEASE	10-15-12
	X1	GPIO REASSIGNMENT (PTA4 &PTD5)	10-23-12
	X2	RE-PLACE/ REROUTE J18 & J5/RF MATCHING	10-26-12
	A	PRODUCTION RELEASE	11-07-12
	B	PINOUT UPDATE & MATCHING COMPONENTS	05-28-13
	C	DI00-PTC3 & DI01-PTC4 CONNECTED	07-22-13
	D	USB2SERINTERFACE UPDATE, ADD C45&C46	10-22-13

### DETAIL B

#### IMPEDANCE REQUIREMENTS

Layers	Single Ended	
	Trace Width (Mils)	Impedance (Ohms)
L1_PS	18.00	50

DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
•	8.0	+0.0/-8.0	PLATED	493
□	31.0	+2.0/-2.0	PLATED	10
⊙	40.0	+3.0/-3.0	PLATED	86
▲	63.0	+3.0/-3.0	PLATED	11
⊗	36.0	+2.0/-2.0	NON-PLATED	2
◆	125.0	+4.0/-4.0	NON-PLATED	4



DETAIL A  
LAYER STACKUP  
SCALE: NONE

PART NO. 170-27792 --- PUB1 (PUBLIC INFORMATION) X_ F100 (FREESCALE INTERNAL USE ONLY) --- FCP (FREESCALE CONFIDENTIAL/ PROPRIETARY)		THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FREESCALE AND SHALL NOT BE USED FOR ENGINEERING DESIGN PROCUREMENT OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF FREESCALE.		PART NO. 170-27792 FREESCALE SEMICONDUCTOR 6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: DECIMALS ANGLES .XX .01 .0-30° .XXX .005 .0-30° ✓ FMS ALL MACHINED SURFACES BREAK ALL SHARP EDGES AND CORNERS. REMOVE BURRS. UNDERLINED DIM. NOT TO SCALE. THIRD ANGLE ORTHOGRAPHIC PROJECTION IS USED.		APPROVALS DATE DRAWN ANTONIO QUIROZ 10-22-13 CHECKED PABLO MUNOZ 10-22-13 DESIGN ENGINEER ANTONIO QUIROZ 10-22-13		TITLE: PRINTED WIRING BOARD MRB-KW019032	
		SIZE	CAD FILE NAME	DWG. NO.	REV
		<input type="checkbox"/>	LAY-27792	FAB-27792	<input type="checkbox"/>
		SCALE 1 / 1	DO NOT SCALE DRAWING		SHEET 1 OF 1